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Introduction 
This report summarizes the progress and plans related to the 
research performed in investigating applicability of VHDL to 
analog circuits at the School of Electrical engineering at Georgia 
Institute of Technology during the first 6 months of 1991. 
Objective 
The primary objective of the research performed during the 
period covered by this report was the investigation of the 
possibility of using VHDL to describe analog integrated circuits. 
The research is divided into two stages: 1) familiarity with the 
VHDL language and obtaining a VHDL simulator for digital 
circuits, and 2) apply VHDL to describe an analog integrated 
circuit such as an op amp and evaluation the capability of VHDL to 
describe and characterize analog circuits. 
Progress 
1) We have investigated VHDL, and can write VHDL programs for 
digital circuits and have successfully simulated simple examples 
of digital circuits on VSIM (a VHDL simulator from the University 
of Pittsburgh). Because VSIM implements a very restricted subset 
of VHDL, it is not appropriate for describing analog circuits. 
According to our understanding of the IEEE Standard 1076 for VHDL 
at this time, it should have the capability of describing analog 
circuits in time domain. 
2) Apparently VSIM is not appropriate for analog circuits due 
to its restricted features. We couldn't implement operations other 
than logical operations. Also the signal types are restricted to 
bits, boolean and bitvectors, with no custom or defined signal 
types available. These features should be available in a complete 
VHDL simulator. We have tried to to implement arithmetic 
operations, such as multiplication, on VSIM, but it is difficult. 
It is only possible on logic gate level and it is not appropriate 
for practical purposes. Before continuing our work, we must get an 
appropriate compiler and simulator to implement the full VHDL 
language. 
3) By the use of proper VHDL compiler and simulator, like the 
one distributed by MCC, we could work with analog circuits 
description and simulation in time domain. Some modification may 
be necessary to properly describe analog circuits, especially with 
regards to signal types. But there will still be difficulties in 
describing analog circuits in frequency domain ( such as complex 
transfer functions ). 
4) In the next three months the major efforts will be: 
- Install the MCC version of VHDL on our workstation and get 
it working. 
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- Do several typical examples of VHDL application on analog 
circuits. 
- From the results of the examples, evaluating the capability 
of VHDL to describe and characterize analog circuits. 
Other people working on this area 
- B.R.Stanisic and M.W.Brown at IBM. 
- C.M.Kurker and J.Paulos at North Carolina State University. 
B.S.Colen and E.S.Cooley at Dartmouth College. 
- Hal Carter at University of Cinncinati. 
- There is a committee at IBM for extending standard VHDL to 
analog circuits. We have contacted them and have requested 
minutes of their first meeting. 
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Introduction 
This report summarizes the progress and results related to the research conducted in 
investigating the applicability of VHDL for analog IC design at the School of Electrical 
Engineering at Georgia Institute of Technology during 1991. The report includes three 
examples of the application of VHDL to describe and simulate analog circuits. These 
examples are; 1) a 2-bit flash analog-to-digital converter, 2) an op amp described by using 
RC network, and 3) an op amp described by using state variable equations. Some 
important aspects concerned with analog IC design are demonstrated by these examples. 
Objective 
The primary objective of the research performed during the period covered by this 
report is to investigate the applicability of VHDL to analog IC design in a digital 
environment. VHDL is digitally oriented, but has been developed to describe every level of 
hardware from initial specification to gate level implementation. It provides the possibility 
to describe analog integrated circuits. The research was focused on using VHDL for 
analog applications. This report is divided into three stages: 1) the familiarization with 
VHDL, 2) the application of VHDL to describe the analog circuits,and 3) the evaluation of 
the capability of VHDL to describe analog circuits. The objectives of this research have 
been accomplished through the application of VHDL to different examples of analog 
circuits. 
Progress  
General description of the method and application 
Three examples of analog, mixed analog-to-digital circuits have been described and 
simulated. The MCC VHDL simulator has used in this research[11-13]. Since all VHDL 
simulators are digitally oriented, it is difficult to describe and simulate analog circuits on 
digital simulator. The method adopted here use a combination of VHDL extensions of 
program language characters and higher level behavioral modeling of analog circuits. The 
higher level behavioral model provides the circuit input output relationship which is 
described by VHDL and simulated on the MCC simulator. The examples are representative 
of analog circuits. The method demonstrated in this research may be generalized to the 
VHDL description of analog circuits as shown in Fig-1. The linear, nonlinear and 
frequency characters of op amp were described in this manner. 


















Fig- 1 VHDL description of analog circuits. 
Examples  
Example 1. 	2-bit flash analog-to-digital convertor 
The circuit shown in Fig-2 consists of three comparators, four resistors and eight 
digital gates. 
Modeling Method  
The relation of the amplitude of the comparators to the A/D converter output is 
given below: 
QO = Dl*D2 + D3 
Q1 = D2 +D3 











Fig-2 Ideal comparator. 
`ref 
Fig - 3 Example of 2 -bit flash A/D converter. 
Function comparator( vp : real; 
yin : real ) return BIT is 
variable vout : BIT := '0; 
begin 
if( yin >= vp ) then 
vout := '1; 
else 





0 v • I: 	 I • 4' i 




A/D convertor input 
—lb-- Output QO 
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The VHDL function describing the comparator is given in Fig-4: 
Fig-4 Example of VHDL description for comparator 
The comparator input is vp, an analog signal. The comparator output is a digital 
signal, '1' or '0'. The VHDL description "function comparator" accepts an analog signal 
and outputs a digital signal which is passed to digital gates. Fig-5 shows the time domain 
results of applying a ramp input to the 2-bit A/D converter of Fig-3. 
0 ms 50 ms 100 ms 150 ms 200 ms 250 ms 300 ms 350 ms 400 ms 
Fig-5 VHDL simulation result of 2-bit flash A/D converter 
A/D convertor input 	  
--•— Output QO 
- -0- - output Q1 
Applicability of VHDL to Analog IC Design.TI final report -1991 	 Page 5 
The VHDL function describing the comparator is given in Fig -4: 
Function comparator( vp : real; 
vin : real ) return BIT is 
variable vout : BIT := '0; 
begin 
if( vin >= vp ) then 
vout := '1'; 
else 




Fig-4 Example of VHDL description for comparator 
The comparator input is vp, an analog signal. The comparator output is a digital 
signal, '1' or '0'. The VHDL description "function comparator" accepts an analog signal 
and outputs a digital signal which is passed to digital gates. Fig-5 shows the time domain 
results of applying a ramp input to the 2-bit A/D converter of Fig-3. 
4v 






-o 	......41 . 
  
    
     
0v 	I • 	I 	°I 	1 	I • 	I 	I 
0 ms 50 ms 100 ms 150 ms 200 ms 250 ms 300 ms 350 ms 400 ms 
Fig-5 VHDL simulation result of 2-bit flash A/D converter 
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Example 2. 	Op Amp Time Domain Character 
This example shows a method of using RC networks to model poles in op amp 
transfer function. 
Fig - 6 Example of feedback op amp. 
Modeling Method:  




Ri = finite 
Ao = amplitude of the differential gain of the op amp. 
Ro = 0 
t = op amp time constant. 
Because of the instability encountered in feedback loop of a event driven simulator, 
it is necessary to write the closed-loop form of the transfer function in order to avoid 
feedback paths. The closed loop expression for this example is 
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V0(s) 	(Ri-R)R2 
V+(s) Reis + 1 RA0 
where 
R1R2Ri  
R — R1R2+R1Ri+R2Ri 
The parameters in this example are A0=10 5, Ri=1MW, Ri=1KW, R2=9KW, 
t=lms. 
In the closed loop transfer function 	1 is is equivalent to an RC network as 
R;RRA0  
shown in Fig-7. 
R 
Fig-7 RC network. 
The complex frequency domain transfer function of this network is 
V0(s) 	1  
Vin(s) RCs+1 
Comparing this result with the above equation gives 
RiRRA0 —RC. 
In the time domain Eq. (2-1) becomes 
Vin = RC
dV0 
 + Vo 
Using discrete time notation, we can write Eq. (2-3) as 
dV 	 T0(NT -- — dt 
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TVin(NT)+RCVO(NT-T)  
Vo – 	T+RC 
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(2-5) 
where T is the time step. V o(NT) and Vo(NT-T) are value of Vo at time NT and (NT-T), 
respectively. 
Fig-8 gives a VHDL function which implements this discrete expression of RC 
network input-output relation. 
Function rc ( r : real; 
c : real; 
prev_vout : analog_signal; 
yin : analog_signal ) 
return analog_signal is; 
Fig-8 VHDL description of RC network. 
vin corresponds to V(NT) and prev_vout to V(NT-T). The analog_signal is a user defined 
signal by the use of VHDL signal defining capability. 
The general form of transfer function having more than one pole can be developed 
in similar manner. Considering the following transfer function: 
Vo(s) = 	  s 	Vin(s) (—+1)(—F1)...(—+1) 
P1 P2 	Pn 
This form of transfer function is expressed in VHDL as following ideal op and cascade of rc 






Fig-9 Cascade of RC network. 
••=111111101•1■111111•110•111111•111111121. 
200 	250 	300 	350 	400 0 
--0— Input 
VHDL output 
- - PSPICE output 
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The ideal op output is V which is the input of first RC network stage. The first 
stage rc network output V1 is the input of second RC network input and so on. Each RC 
network stage is implemented by the discrete form of Eq. (2-4) in VHDL. The VHDL 
simulation results compared with SPICE is shown in Fig-10. 
Fig-10 VHDL simulation result of op amp with one pole (time unit = 5ns) 
Example 3 Op Amp Time Domain and Frequency Domain Characterization 
Modeling Method  
The open loop voltage gain of the op opm has the transfer function shown in form 
(3-1) which is comprised of differential mode transfer function, common mode transfer 
function, high voltage supply ripple transfer function, low voltage supply ripple transfer 
function and dc offset. We now want to describe its closed loop op amp time and frequency 
characteristics. 
Vo = Avd(s)(V+(s)-V-(s))+Avc(s)(v+(s)+V-(s))+Avhh(s)Vhh(s) 
+Avil(s)Vil(s)+Vos 	 (3-1) 
Time Domain Characterization  
Assume that the differential mode transfer function is given in in form of (3-2). 
Applicability of VHDL to Analog IC Design.TI final report -1991 
Avd(s) = Ad 
(s+zi1)(s+z12)...(s+zuni) 
 (s+pii)(s+p12)...(s+pn i) 
The common mode transfer function is given in form of (3-3). 
(s+z21)(s+z22)...(5+412)  Avc(s) = Ac 




Also assume that the high voltage supply ripple transfer function is given in in form of (3-
4). 
A  (s+z31)(S+z32)• • •(S+zm3) Avhh(S) = 	
(s+P31)(s+P32)•-•(s+Pn3) 
The low voltage supply ripple transfer function is given in form of (3-5). 
(s+z41)(s+42)...(s+zm4)  Avll(s) = 	(S+p41)(S+P42)• • • (S+Pn4) 
With feedback, the op amp has the closed loop frequency domain relationship in the general 
form of (3-6) 
Vo(s)(aosm+ a sm-1 4-...+am) = V+(s)(bosn+bisn-1 +...+bn) 
The equation (3-7) is the time domain counterpart of (3-6). 
aovo(m)(0-1-aivo(m-l) (0-1-...+anivo(t) = bov (:) ...+bnv+ (t) 
Now we set: 
X1=V0, X2=V(n) 	 (m-1)  , xrn =v 
Equations (3 -9) and (3 - 10) is the equivalent form of (3 - 8). 
(1)_ 	(1) 	(I) x 1 —x2 , x2 .x 3 , 	 x m _ i =xm 
(1) 	(m) 	1 ( n_i) 	1 	(m - 1) x m = vo = +...+ainvo)+-a—o(bovo +...+am vo) 
	
1 	(n) 
+-030v +...+bnv+) a0 
(3-9) 
(3-10) 
As a result, the equivalent state variables equation of (3-9) and (3-10) in matrix 






0 	1 	0 
	
0 
0 	0 	1 
	
0 
. 	 . 













_a,,, am-1 	 _al 
_ ao ao . ao _  
bo (n) 	b —v+ +...+-A 
_ ao ao _ 
+ 
or: 
X = AX + U 
The discrete form of equation (12) is as follows: 
[ Xn - Xn-1  ] / T = AXn.i + Un.i 




Here T is the time step, Xn and Xn-1 are the values of vector X at time NT and (NT-T), 
respectively. 
Through equations (3-1)-(3-14) we can describe and simulate the time domain 
characteristics of analog circuits using VHDL. An op amp which has one zero and three 
poles has been tested in this manner. 
Frequency Domain Characterization  
We can describe the frequency response given the transfer function. For example, 
the differential mode transfer function A vd(s) is give in (3-15). 
Avd(jw) = Re(Aval 0))) + Im(Avd(l0))) 	 (3-15) 
The magnitude and phase response are expressed in form of (3-16) and (3-17). 
m2( 0)..-. Re2(A(jC0)) + Im2(Avd(j(1))) (3-16) 
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(3-17) 
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Re(Avd(jol 
_Im(Avd(j€0)) 
F(jw) = arctan 
Fig - 11 Feedback op amp. 
The open loop gain of the op amp in Fig-11 has the differential mode transfer 
function Avd(s): 
Vo(s) = Avd(s)(V+(s) -V-(s)) 	 (3-18) 
where 
(1-) 
Avd(S) = Ad 	s 	 s 
(11---)(1-1- )(1+—) 
P1 	P2 	P3 
and Ad=105, zi=2x10-8, 1)1=10'2, p2=10-7 , p3=10-8 . 




 rs3+1*(Pl+P2+P3)s2+(r(P1P2+P1P3+P2P3) -AdR1RiP1P2P3/zi)s+(r-FAdRiRi )PIP2P3 
(3-20) 
here 
Ri = input resistance of op 	 (3-21) 
and 
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RiR2Ri (3-22) 
Fig-12. This approach 
r — R1R2+R1Ri+R2Ri 
Time domain characterization can be modeled as shown in 
state variable equation using the form of Eq. (3-14) where, 
ao = r (3-23) 
al = r(Pl -f-P2+P3) (3-24) 
a2 = r(pip2+PiP3+P2P3) -AdRiRipiP2P3/zi (3 -25) 
a3 = (r+AdR ROP1P2P3 (3-26) 
b0 = -Ad(R1+R2)RiP1P2P3/z1 (3-27) 
bi= Ad(R +RDRiP1P2P3 (3-28) 
v + State 






1) (. v0 
(21,- v 
0 
Fig- 12 State Variable Equation. 
The linear state variable equation model also allows us to implement nonlinear effects 
of the circuits. For example: 
1.) For linear model , substitute (3-19)-(3-25) to equation (3-14) and use VHDL function to 
describe it. 
2.) To model output voltage clamping, set lx(1)1 5 voltage clamping. 
3.) To model slew rate limitation, set lx(2)1 slew rate limitation. 
The results of VHDL time domain simulation compared with SPICE are shown in Fig-(13)-
(15). 
Frequency domain character is modeled as equations (3-16) and (3-17). The VHDL 
simulation results and corresponding SPICE results are shown in Fig-(16)-Fig(19). 
uses a 






















600 ns 800 ns 400 ns 200 ns 
r 
1000 ns 




- 	• PSPICE output 
Fig-13 Simulation result for example 3 for the linear case. 
—o—Input 
VHDL output 
- - -PSPICE output 
Fig-14 Simulation result for example 3 for theoutput clamping case. 
( Output clamping = 4 volt ) 
















0 ns 200 ns 400 ns 600 ns 800 ns 1000 ns 
Fig-15 Simulation result for example 3 for the slew rate limitation case. 
( Slew rate limit = 2x10 7 ) 
Fig-16 VHDL frequency magnitude response for example 3. 
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Fig- 17 SPICE frequency magnitude response for example 3. 
-50 deg ". 
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Fig-18 VHDL frequency phase response for example 3. 
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Fig-19 SPICE frequency phase response for example 3. 
• Results from examples: 
The examples show that the VHDL is capable of describing an analog-to-digital 
converter. For op amp the linear characteristics can be described. However in the nonlinear 
simulation there are some gaps between the VHDL results and SPICE results. These gaps are 
due to the method of modeling circuits. SPICE defined all electrical states in the circuits. By 
using state variable equation obtained from the transfer function, the linear model is 
equivalent to SPICE. However when trying to model nonlinear characteristics such as out 
voltage clamping and slew rate limitation discrepancies occur as shown in Fig-(9)-(11) . 
While the output voltage in the state variable equation is equivalent to the SPICE 
output voltage, the higher order derivatives have no counterparts in SPICE model. Therefore, 
the nonlinearity of op amp specified in SPICE model is not equivalent to that in VHDL state 
variable equation. This problem may be solved by using appropriate modeling techniques in 
VHDL. 
• Limitations identified from examples: 
This research has identified several important limitations when using a VHDL 
simulator to model analog circuits. These limitations are: 
1. There are no KCL/KVL in VHDL. 
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2. There are no analog signals available in VHDL. The user must generate them. 
3. No standard arithmetic functions are provided by VHDL. It is necessary to generate 
analog signals and for frequency characterization. For example, the square root and arctan 
functions are essential for describing frequency response of the op amp. 
4. Due to the discrete nature of VHDL simulator. The feedback loop can't be modeled on an 
open-loop basis. The time delay in feedback loop due to discretation of analog circuits may 
causes the unstable results for stable circuits. 
5. VHDL simulator only has discrete time output because the simulator is event driven. 
Work of Others  
1. At University of Cincinnati Wen-Ying Zhou and Prof. H. Carter have implemented an 
AnaVHDL package. It is a SPICE algorithm implementation in VHDL. At present only R, C, 
L, V and I are implemented. The input takes SPICE input file. The output consists of nodal 
voltages. We have this package but haven't used it. 
2. The VHDL Analog Sub-PAR(1076.1) Group is considering the necessity of modifying 
VHDL IEEE 1076 Standard to meet the requirements of analog circuits application. No 
modification has been made yet. 
Conclusion  
This research shows that the VHDL has the potential of describing the analog 
circuits in a digital environment. But in IEEE 1076 Standard this task is not easy because the 
existing simulators are all digitally oriented. This research has shown how to simulate linear 
analog circuits. While nonlinear characteristics, such as amplitude and slope limiting have 
been accomplished, a general approach to nonlinear analog circuits has not been developed. 
To appropriately describe nonlinearity of analog circuits the proper method of modeling for 
VHDL must be found. 
Another problem is that VHDL is a hierarchical description language. The hierarchy 
in analog circuits is not as well defined as in digital circuits. Only behavior description of 
analog circuits has been described in VHDL, not the individual elements. The interface of 
digital parts and analog parts of circuits (A/D and D/A converters) can be described by 
behavior model in VHDL. Thus the major remaining work is how to accurately generate the 
necessary behavioral models. 
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Attached Program of Examples to TI Final Report - 1991 
1. VHDL program of example-1. 
2. VHDL program of example-2. 
3. VHDL program of example-3 ( time domain ) 
4. VHDL program of example-3 ( frequency domain ) 
5. VHDL program of package ( define ) 
6. VHDL program of package ( bus_res ) 
7. SPICE program of example-3 ( time domain ) 
8. SPICE program of example-3 ( frequency domain ) 
loop 
0.0125; 
vpl, vin ) after 20 ms; 
vp2, vin ) after 20 ms; 
vp3, vin ) after 20 ms; 
d2 ) ); 
ample 1, 2-Bit Flash Analog to Digital Convertor 
std.textio.all; 
work.define.all; 
•ary MCC; Use MCC.c_Interface.all; 
ty adc is 
generic ( vref : real := 5.0 ); 
port( vin : inout 	real := 0.0 ; 
q0 : inout bit := '0' ; 
ql : inout bit :='0'); 
adc ; 
iitecture beh of adc is 
ial vpl : real := 	0.0; 
►Lal vp2 : real := 	0.0; 
Lal vp3 : real := 	0.0; 
►Lal dO : bit := 	'0'; 
►Lal dl : bit := 	'0'; 
Lal d2 : bit := 	'0'; 
►Lal d3 : bit := 	'0'; 
:tion comparator( vp 	: real ; 
vin : real ) 
return bit is 
.able vout : bit :='0'; 
begin 









variable simtime : real := 0.0; 
begin 
while ( now <= 401 ms ) 
wait for 1 ms; 
simtime := simtime + 




vpl <= vref*1.0/4.0; 
vp2 <= vref*2.0/4.0; 
vp3 <= vref*3.0/4.0; 
dO <= '1' ; 
dl <= transport comparator( 
d2 <= transport comparator( 
d3 <= transport comparator( 
q0 <= d3 or ( dl and ( not 
ql <= d2 or d3; 
Ltor : process ( vin, q0, ql ) 
file outfile : text is out "outfile"; 
variable 1 : line; 
variable a v : real :=0.0; 
variable b—V : bit :='0'; 
variable c—V : bit :='0'; 
variable a : real :=0.0; 
variable b : bit :='0'; 
variable c : bit :='0'; 
variable t : time :=0 ms; 
variable pt : time :=0 ms; 
begin 
a := a v; 
b := b—V; 
C := 6v; 
t := pt; 
a v := yin; 
b—V := q0; 
c—V := ql; 
pt := now/1000/1000; 
if( pt > t ) then 
write( 1, "time=" ); 
write( 1, t, field => 8 ); 
write ( 1, " 	yin= " ); 
write( 1, " "); 
write( 1, a ); 
write( 1, " 	q0= " ); 
write(1, " " ); 
write( 1, b ); 
write( 1, " 	ql= " ); 
write( 1, " " ); 
write( 1, c ); 
writeline( outfile, 1 ); 
else 
end if; 
end process monitor; 
beh; 
ample 2, operational amplifer with 1-zero. 
std.textio.all; 
work.define.all; 
•ary MCC; Use MCC.C_Interface.all; 
ty opm ex2 is 
generic( gain : real := 100000.0; 
r 	: real := 1000.0; 	 om 
c : real := 0.000001; F 
rl 	: real := 1000.0; 	 om 
r2 : real := 9000.0; om 
ri 	: real := 1000000.0); 	om 
port( vinn : inout 	analog_signal:= (val =>0.0, kind =>v) ; 
vinp : inout analog signal:= (val =>0.0, kind =>v) ; 
vout : inout analog 	 := 
opm ex2 ; 
(val =>0.0, kind =>v) ); 
Litecture beh 	of opm ex2 is 
Lal vout opm : 	real 	:=0.0; 
Lal vl 	: 	real 	:=0.0; 
Lal pvl : 	real 	:=0.0; 
►al pv2 	: 	real 	:=0.0; 
Ltant analog_ time delta : real :=5.0; -- ns 
Ltant analog time_ 	: time :=5 ns; 
:unction for square wave 
:tion sq( x : real ) return real is 
variable sq_wave : real := 1.0; 
variable dev 	: real := 0.0; 
variable n : integer; 
variable p 	: real := 0.0; 
constant cl : real := 200.0; --period of square pulse unit ns 
begin 
dev := x/cl; 
for i in 1 to 1000 loop 
p:= P+1.0; 






if ( n rem 2= 1 ) then 
sqwave := 1.0; 
else 




:unction for RC low pass 
rc ( res : real; 
cap : real; 
gain : real; 
rl 	: real; 
r2 : real; 
ri 	: real; 
predl_yout : real; 
vin : real) 
return real is 
variable r : real; 
variable tau : real; 











(( predl vout*tau ) + 
vin*analTg time delta) / 
( tau + anWlogEimedelta ); 
-- sec 
- ns 
function for ideal opm 
:tion op( gain : real; 
rl 	: real; 
r2 : real; 
ri 	: real; 
v : real) 
return real is 
.able r 	: real; 
.able a : real; 
.able vout _1 : real; 
begin 
r 	:= rl*r2*ri/(rl*r2+rl*ri+r2*ri); 
a := (ri-r)*r2/ri/r; 
vout 1 := v*a; 




Lriable simtime : real := 0.0; 
begin 
while ( now <= 2005 ns ) loop 
wait for analog time delay; 
simtime := simtime +—analog_time delta; 
vinp.val <= sq ( simtime ); 




vout opm <= op( gain, rl, r2, ri, vinp.val); 
voutTval <= rc( r, c, gain, rl, r2, ri, pvl, vout opm ); 
pvl 	<= transport vout.val after analog time delay; 
_tor : process ( vinp, vout ) 
file outfile : text is out "outfile"; 
variable 1 : line; 
variable a v : real :=0.0; 
variable b—v : real :=0.0; 
variable a : real :=0.0; 
variable b 	: real :=0.0; 
variable t : time :=0 ms; 
variable pt : time :=0 ms; 
begin 
a := a v; 
-b := b—V; 
t := pt; 
a v := vinp.val; 
b—V := vout.val; 
pt := now/5; 
if( pt > t ) then 
write( 1, "time=" ); 
write( 1, t, field => 8 ); 
write( 1, " 	vin= " ); 
write( 1, " "); 
write( 1, a ); 
write(1, " " ); 
write( 1, " 	vout= " ); 
write( 1, " " ); 
write( 1, b ); 
writeline( outfile, 1 ); 
else 
end if; 
end process monitor; 
beh; 
--Example 3, operational amplifer time domain, closed loop, 1-zero, 3-poles. 
use std.textio.all; 
use work.define.all; 
Library MCC; Use MCC.C_Interface.all; 









v_clamp : real := 4.0; 	-- volt 
slew lim : real := 2.0E7); 
: 	real := 1.0E5; 
: 	real := 1.0E6; -- ohm 
: 	real := 1.0E3; -- ohm 
: 	real := 9.0E3; -- ohm 
: 	real := 2.0E8; 
: 	real := 1.0E2; 
: 	real := 1.0E7; 
: 	real := 1.0E8; 
port( vinn : inout analog_signal:= 
vinp : inout analog_signal:= 
vout inout analog_signal := 
(val =>0.0, kind -->v) ; 
(val =>O.0, kind =>v) ; 
(val =>0.0, kind =>v) ); 
end opm_ex3 ; 
architecture beh of opmex3 is 
signal vpn : real :=0.0; 
signal vpp : real :=0.0; 
signal x_n 	: vector :=(0.0,0.0,0.0); 
signal x_n_1 : vector :=(0.0,0.0,0.0); 
constant analog_time_delta : real :=1.0; 
constant analog_time_delay : time :=1 ns; 
-- function for square wave 
-- ns 
function sq( x : real ) return real is 
variable sq_wave : real := 1.0; . 
variable dev 	: real := 0.0; 
variable n : integer; 
variable p 	: real := 0.0; 
constant cl : real := 100.0; --period of square pulse unit ns 
begin 
dev := x/cl; 
for i in 1 to 1000 loop 
p := P+1.0; 






if ( n rem 2 = 1 ) then 
sq_wave := 10.0; 
else 




-- function for state variable equation 
function state(x : vector; 





pl 	: real; 
p2 : real; 
p3 	: real; 
vip_p : real; 





vip 	: 	real; 
vin 	: 	real ) 	return vector is 
matrix; 
vector; 
variable b0, bl, 	a0, 	al, 	a2, 	a3, 	v0, 	vl, 	r 	: 	real; 
begin 
r := rl*r2+rl*ri+r2*ri; 
b0 := -gain*pl*p2*p3*ri*(rl+r2)/z1; 
bl := gain*pl*p2*p3*ri*(rl+r2); 
a0 := r; 
al := r*(Pl+p2+p3); 
a2 := r*(pl*p2+pl*p3+p2*p3)-gain*pl*p2*p3*rl*ri/z1; 
a3 := pl*p2*p3*(r+gain*rl*ri); 
v0 := vip-vin; 
vl :=(v0-(vip_p-vin_p))/(analog_time_delta/1000.0/1000.0/1000.0); 
for i in 1 to 3 loop 
y(i):=0.0; 









for j in 1 to 3 loop 








if( y(1)>v_clamp ) then 
y(1) := v clamp; 
elsif( y(1)<-v_clamp ) then 
y(1) := -v_clamp; 
end if; 
if( y(2)>slew_lim ) then 
y(2) := slew lim; 
elsif( y(2)<-slewilim ) then 






variable simtime : real := 0.0; 
begin 
while ( now <= 1001 ns ) loop 
wait for analog_time_delay; 
simtime := simtime + analog_time_delta; 
vinp.val <= sq ( simtime ); 
vinn.val <= 0.0; 
end loop; 
c_procedure("exit",16); 
end process stimulus; 
x_n  <= state(x_ n _1,gain,ri,r1,r2,z1,p1,p2,p3,vpp,vpn, 
vinp.val, vinn.val); 
x _ n _1 <= x_n after analog_time_delay; 
vpp <= vinp.val after analog_time_delay; 
vpn <= vinn.val after analog_time_delay; 
monitor 	: process 
file outfile 
variable 1 	: 
( 	vinp, 	vinn, 	x n(1) 	) _  
: 	text is out "outfile"; 
line; 
variable a_v : real :=0.0; 
variable b_v : real :=0.0; 
variable c_v : real :=0.0; 
variable a : real :=0.0; 
variable b : real :=0.0; 
variable c : real :=0.0; 
variable t : time :=0 	ns; 
variable pt : time :=0 	ns; 
begin 
a := a_v; 
b := b_v; 
c := c_v; 
t := pt; 
a_v := vinp.val; 
b_v := vinn.val; 
c_v := x_n(1); 
pt := now; 
if( pt > t ) then 
write( 1, "time=" ); 
write( 1, t, field => 8 ); 
write( 1, " vin= " ); 
write( 1, " "); 
write( 1, a ); 
write( 1, " vip= "); 
write( 1, b ); 
write(1, " " ); 
write( 1, " vout= " ); 
write( 1, " " ); 
write( 1, c ); 
writeline( output, 1 ); 
else 
end if; 
end process monitor; 
end beh; 
ample 3, operational amplifer frequency domain. 
std.textio.all; 
work.define.all; 
ary MCC; Use MCC.0 Interface.all; 
ty opm freq is 	— 
generic( gain : real := 1.0E5; 
ri : real := 1.0E6; -- ohm 
r1 : real := 1.0E3; -- ohm 
r2 : real := 9.0E3; -- ohm 
zl : real := 2.0E8; 
pl : real := 1.0E2; 
p2 : real := 1.0E7; 
p3 : real := 1.0E8; 
fst : real := 1.0E3; 
fend : real := 1.0E10); 
port( vinn : inout analog signal:= (val =>0.0, 
vinp : inout anal04signal:= (val =>0.0, 
vout : inout analog signal := (val =>0.0, 
Dpmfreq ; 
itecture beh of opm freq is 
al vpn : real :=0.0; 
al vpp : real :=0.0; 
al ss : real; 
al x n 	: vector :=(0.0,0.0,0.0); 
al x—h 1 : vector :=(0.0,0.0,0.0); 
tant—.aiialogtime delta : real :=1.0; 	 ns 
Cant analog_time=delay : time :=1 ns; 
action for square root 
lion sqrt( x : real ) return real is 
able sum, x0 : real; 
a 
sum := x/2.0; 
for i in 1 to 1000 loop 
x0 := sum; 
sum :=(x0+x/x0)/2.0; 





unction for arctan 
lion arctan( x : real ) return real is 
able angle, p, temp : real; 
a 
if( x = 1.0 ) then 
angle := 45.0; 
return angle; 
elsif( x = -1.0 ) then 
angle := -45.0; 
return angle; 
elsif( abs(x) < 1.0 ) then 
angle := 0.995354*x-0.288679*x*x*x+0.079331*x*x*x*x*x; 
angle := 180.0*angle/3.1415; 
return angle; 
elsif( x > 1.0 ) then 
kind =>v) ; 
kind =>v) ; 
kind =>v) ); 
angle := 3.1415/2.0-(0.995354/x-0.288679/x/x/x+0.079331/x/x/x/x/x); 
angle := 180.0*angle/3.1415; 
return angle; 
else 
angle := -3.1415/2.0-(0.995354/x-0.288679/x/x/x+0.079331/x/x/x/x/x); 




inction for frequency response 
:ion freq ( f 	: real; 
gain : real; 
ri 	: real; 




p2 : real; 
P3 	real) 	return vector is 
able y : vector; 
able rel,iml,re2,im2,m1,m2,m : real; 
able w , r, g,ang, angl, ang2 : real; 
r 	:= rl*r2+rl*ri+r2*ri; 
w := 2.0*3.141516*f; 
g 	:= (rl+r2)*ri*gain*pl*p2*p3; 
rel := 1.0; 
iml := -w/zl; 
re2 := (-r*(pl+p2+p3)*w*w+pl*p2*p3*(r+rl*ri*gain))/g; 
im2 := (-r*w*w*w+(r*(pl*p2+pl*p3+p2*p3)-pl*p2*p3*rl*ri*gain/z1)*w)/g; 
ml := rel*rel+iml*iml; 
m2 := re2*re2+im2*im2; 
m 	:= ml/m2; 
y(1):= sqrt( m ); 
angl := arctan( iml ); 
if( abs(im2/1.0e15)>abs(re2) ) then 
if( im2>=0.0 ) then 
ang2 := 90.0; 
else 
ang2 := -90.0; 
end if; 
elsif( re2>0.0) then 
ang2 := arctan(im2/re2); 
elsif( im2>=0.0 ) then 
ang2 := arctan(im2/re2)+180.0; 
elsif( im2<0.0 ) then 
ang2 := arctan(im2/re2)+180.0; 
end if; 
y(2) := angl-ang2; 
y; 
:req; 
fiction for generating freq swap 
ion swp( fst : real; 
fend: real; 
seed: real ) return real is 
ble 	f : real; 
f := seed; 
if( f<=fend and f >=fst ) then 
if ( f < 10.0 ) then 
f :=f+1.0; 
elsif( f < 100.0 ) then 
f :=f+10.0; 
elsif( f < 1.0e3 ) then 
f := f+1.0e2; 
elsif( f < 1.0e4 ) then 
f := f+1.0e3; 
elsif( f < 1.0e5 ) then 
f := f+1.0e4; 
elsif( f < 1.0e6 ) then 
f:=f+1.0e5; 
elsif( f < 1.0e7 ) then 
f := f+1.0e6; 
elsif( f < 1.0e8 ) then 
f := f+1.0e7; 
elsif( f < 1.0e9 ) then 
f := f+1.0e8; 
elsif( f <1.0e10 ) then 







Llus : process 
Lble seed : real; 
vinn.val <= fst; 
while ( now <= 200 ns ) loop 
wait for 1 ns; 
seed := vinn.val; 
vinn.val <= swp( fst, fend ,seed ); 






x n <= freq(vinn.val,gain,ri,r1,r2,zl,pl,p2,p3); 
vpp <= arctan(-2.0); 
or : process 	( vinn.val, 	xn(1),x n(2)) 
file outfile : text is out "outfire"; 
variable 1 : line; 
variable a v : real :=0.0; 
variable b—v : real :=0.0; 
variable c=v : real :=0.0; 
variable a : real :=0.0; 
variable b : real :=0.0; 
variable c : real :=0.0; 
variable t : time :=0 ns; 
variable pt : time :=0 ns; 
n 
a := a v; 
b := b—v; 
c := c—v; 
t := pf; 
a v := vinn.val; 
b=v := x n(1); 
c v := x —n(2); 
pf := now; 
if( pt > t ) then 
write( 1, " freq= " ); 
write( 1, " "); 
write( 1, a ); 
write ( 1, " mag= "); 
write( 1, b ); 
write(1, " " ); 
write( 1, " phase = " ); 
write( 1, " " ); 
write( 1, c ); 
writeline( output, 1 ); 
else 
end if; 
?nd process monitor; 
Deh; 
rork.bus res.all; 
Lge define is 
type matrix is array( 1 to 3, 1 to 3 ) of real; 
type vector is array( 1 to 3 ) of real; 
type signal_mode is ( v, i ); 
type analog signal is record 
val : resolve; 
kind : signal mode; 
end record; 
lefine; 
Lge bus_res is 
type summing is array( integer range<> ) of real; 
function analog( data array : summing) return real; 
subtype resolve is analog real; 
>us res; 
Lge body bus res is 
function analog(data array : summing ) return real is 
variable i 	: Integer; 
variable result : real := 0.0; 
begin 
for i in (data array'low) to (data array'high) loop 





,xample 3,closed loop op apm with 1-zero and 3-pole * 
0 2e8k 
2 0 pwl(0 Ov 0.00lns 10v 100ns 10v 100.001ns -10v 200ns -10 200.001ns 10v 
300ns 10v 300.00ins -10v 400ns -10v 400.001ns 10v 500ns 10 500.001ns 
-10v 600ns -10v 600.001ns 10v 700ns 10v 700.001ns -10v 800ns -10v 
800.00lns 10v 900ns 10v 900.001ns -10v 1000ns -10v) 
1 0 lk 
[ 8 1 9k 
3 0 laplace {v(2,1)}= 
le5*(1.0-s*2.0e-8)/((s*1.0e-8+1.0)*(s*1.0e-7+1.0))) 
0 2e8k 






t 5 6 20 
0 idealmod 
7 0 11 4 1 




0 0 -4v 
1 idealmod d n=0.001 
t tran v(2) v(8) 
ins 100Ons 
Example 3, closed loop opm freq response * 
0 2e6k 
1 0 2e6k 
. 0 2e6k 
r 1 0 lk 
:d 3 1 9k 
1 3 0 laplace {v(2,1) }= 
0e5*(-s*2.0e-8+1.0)/((s*1.0e-8+1.0)*(s*1.0e-7+1.0)*(s*1.0e-2+1.0))} 
2 0 ac lv 
.nt ac vp(3) vm(3) 
dec 10 lkz lOg 
)be 
